



P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY			
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)	Q _g (Typ)
-20	0.032 @ V _{GS} = -4.5 V	-7.1	16.5
	0.040 @ V _{GS} = -2.5 V	-6.4	
	0.053 @ V _{GS} = -1.8 V	-5.5	




FEATURES

- TrenchFET® Power MOSFET
- Ultra-Low On-Resistance
- Thermally Enhanced ChipFET® Package
- 40% Smaller Footprint Than TSOP-6

APPLICATIONS

- Load Switch, PA Switch, and Battery Switch for Portable Devices

1206-8 ChipFET®



P-Channel MOSFET

Ordering Information: Si5401DC-T1—E3

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	5 secs	Steady State	Unit
Drain-Source Voltage		V _{DS}	-20		V
Gate-Source Voltage		V _{GS}	±8		
Continuous Drain Current (T _J = 150°C) ^a	T _A = 25°C	I _D	-7.1	-5.2	A
	T _A = 85°C		-5.1	-3.7	
Pulsed Drain Current		I _{DM}	-20		
Continuous Source Current ^a		I _S	-2.1	-1.1	
Maximum Power Dissipation ^a	T _A = 25°C	P _D	2.5	1.3	W
	T _A = 85°C		1.3	0.7	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{b, c}			260		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	t ≤ 5 sec	R _{thJA}	40	50	°C/W
	Steady State		80	95	
Maximum Junction-to-Foot (Drain)		R _{thJF}	15	20	

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.





SPECIFICATIONS (T _J = 25 °C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 μA	-0.40		-1.0	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±8 V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20 V, V _{GS} = 0 V			-1	μA
		V _{DS} = -20 V, V _{GS} = 0 V, T _J = 85 °C			-5	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≤ -5 V, V _{GS} = -4.5 V	-20			A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = -4.5 V, I _D = -5.2 A		0.026	0.032	Ω
		V _{GS} = -2.5 V, I _D = -4.6 A		0.033	0.040	
		V _{GS} = -1.8 V, I _D = -1.9 A		0.044	0.053	
Forward Transconductance ^a	g _{fs}	V _{DS} = -10 V, I _D = -5.2 A		20		S
Diode Forward Voltage ^a	V _{SD}	I _S = -1.1 A, V _{GS} = 0 V		-0.8	-1.2	V
Dynamic^b						
Total Gate Charge	Q _g	V _{DS} = -10 V, V _{GS} = -4.5 V, I _D = -5.2 A		16.5	25	nC
Gate-Source Charge	Q _{gs}		1.7			
Gate-Drain Charge	Q _{gd}		3.5			
Gate Resistance	R _g	f = 1 MHz		9		Ω
Turn-On Delay Time	t _{d(on)}	V _{DD} = -10 V, R _L = 10 Ω I _D ≈ -1 A, V _{GEN} = -4.5 V, R _g = 6 Ω		10	15	ns
Rise Time	t _r		25	40		
Turn-Off Delay Time	t _{d(off)}		115	175		
Fall Time	t _f		70	105		
Source-Drain Reverse Recovery Time	t _{rr}	I _F = -1.1 A, di/dt = 100 A/μs		30	60	
Reverse Recovery Charge	Q _{rr}			140		nC

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)






TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)


On-Resistance vs. Drain Current




Capacitance




Gate Charge




On-Resistance vs. Junction Temperature



Source-Drain Diode Forward Voltage







On-Resistance vs. Gate-to-Source Voltage






TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)





TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73225>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.